



4-bit serial transfer (Figure 6.4 & Table 6.1 of text)



(a) Block diagram



(b) Timing diagram

Copyright ©2013 Pearson Education, publishing as Prentice Hall

Table 6.1
Serial-Transfer Example

Timing Pulse	Shift Register A				Shift Register B			
Initial value	1	0	1	1	0	0	1	0
After T_1	1	1	0	1	1	0	0	1
After T_2	1	1	1	0	1	1	0	0
After T_3	0	1	1	1	0	1	1	0
After T_4	1	0	1	1	1	0	1	1

Copyright ©2012 Pearson Education, publishing as Prentice Hall